

*24-bit I/O extender with interrupt function*

---

**Features**

- Operation voltage: 2.0V to 5.7V
- Low standby current (1uA, typ.)
- 2 Mbps, 3-wire serial interface
- 8 chip addresses are provided
- 24 input/output pins
- ◆ 16 input pins with pull-high disable/enable and interrupt function
- ◆ 16 output pins with CMOS/NMOS, large/small sink capability

**Selection Information**

	<b>MA009AH</b>	<b>MA009AP</b>	<b>MA009AD</b>	<b>MA009AF</b>
Package / Dice	Dice	44-PLCC	48-LQFP	44-PQFP
Parallel Input	8 pins			
Parallel Output	8 pins			
Parallel I/O	8 pins			
Max. Sink Current	20mA			

**Application Field**

System I/O port

LED status indicator

## General Description


The MA009 is high-speed Si-gate CMOS devices that provide a general purpose I/O peripheral. The MA009 provides microcontroller eight input pins plus eight I/O pins and eight output pins. Each input pin can be configured as interrupt source and output pin can be configured as CMOS/NMOS

output. The MA009 is controlled through a 3-wire serial interface, and can be set as one of eight chip addresses by pin option. The device is optimized for use in many commercial and industrial applications where high density, low pin count, low voltage, and low power are essential.

## Pad Description


Pad No.	Pad Name	I/O	Description
1, 8, 9	NC	I	No connection
2, 3, 4	A0, A1, A2	I	Chip Address bit0, bit1, bit2
5	C/DB	I	Serial interface, command/data selector
6	SCLK	I	Serial interface, serial clock
7	Sin	I	Serial interface, serial command/data input
10	INTB	O	Input port interrupt event indicator
20 to 13	P20 to P27	O	Output Port 2
29 to 22	P10 to P17	O	Input/Output Port 1
38 to 31	P00 to P07	O	Input Port 0
12, 30, 40, 41	VCC	P	Positive supply voltage
11, 21, 39	GND	P	Power ground (0 V)

## Block Diagram




## Function Description

There are three 8-bit I/O ports (P0 is pure input port, P1 is I/O port and P2 is pure output port) and one interrupt output pin (INTB) in MA009. The MA009 operates as a slave that sends and receives data through a 3-wire interface. The interface uses a command/data select line (C/DB); serial command/data line (Sin) and a serial clock line (SCLK) to achieve bidirectional communication between master(s) and slave(s). The master (such as microcontroller) should send serial clock and serial command to configure or to get data from MA009. The serial communication waveform are shown as below:



Command Write Period Waveform (command should be ready in rising edge)



Command Read Period Waveform (master can get data in falling edge)

## Control Registers Definition

The default value of all the control register is 0 after power on.

### Chip Address

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
C_ADDR	-	-	-	-	-	A02	A01	A00

Chip address register.

Only the contents of chip address register are same as chip address pin A2, A1 and A0, all command could be enabled. This function will make the master to connect more than one MA009 easily.

### Input Port 0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	P07	P06	P05	P04	P03	P02	P01	P00

Port P0 input status register.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0PR	-	-	-	-	-	-	PR01	PR00

Port P0 pull high control register.

P0PR.0: P0.0 ~ P0.3 pull high control, 0: enable (large resistance, 350K), 1: disable

P0PR.1: P0.4 ~ P0.7 pull high control, 0: enable (large resistance, 350K), 1: disable

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0PSR	-	-	-	-	-	-	PS01	PS00

Port P0 strong pull high selection register.

P0PSR.0: P0.0 ~ P0.3 strong pull high selection, 0: disable, 1: enable (small resistance, 50K)

P0PSR.1: P0.4 ~ P0.7 strong pull high selection, 0: disable, 1: enable (small resistance, 50K)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0IEN	IE07	IE06	IE05	IE04	IE03	IE02	IE01	IE00

Port P0 interrupts enable register.

P0IEN.0 ~ P0IEN.7: P0.0 ~ P0.7 falling edge interrupts control, 0: disable, 1: enable

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0EVT	ST07	ST06	ST05	ST04	ST03	ST02	ST01	ST00

Port P0 interrupts events status register.

When a falling edge signal is occurs in any interrupt enabled (the bit 0 or bit 1 of P0IEN is set to 1) pins of port P0, the corresponding bit of P0EVT will be set to 1. The interrupt will be generated from the INTB (1→0) pin in this condition, and the mater (for example, a microcontroller) can read the interrupt status from P0EVT. The master can send EVTCLR (13H) command to MA009 to clear the P0EVT after the interrupt event is processed. This

function will make the mater to expand interrupt pins very easily.

### I/O Port 1

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P17	P16	P15	P14	P13	P12	P11	P10

Port P1 input or output status register.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1CR	-	-	-	-	-	-	CR11	CR10

Port P1 I/O control register.

P1CR.0: P1.0 ~ P1.3 is input or output, 0: input, 1: output

P1CR.1: P1.4 ~ P1.7 is input or output, 0: input, 1: output

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1POR	-	-	-	-	-	-	PO11	PO10

Port P1 pull high/output mode control register.

If P1CR.x == 0 (input mode)

P1POR.0: P1.0 ~ P1.3 pull high control, 0: enable (large resistance, 350K), 1: disable

P1POR.1: P1.4 ~ P1.7 pull high control, 0: enable (large resistance, 350K), 1: disable

If P1CR.x == 1 (output mode)

P1POR.0: P1.0 ~ P1.3 CMOS/NMOS selector, 0: CMOS, 1: NMOS

P1POR.1: P1.4 ~ P1.7 CMOS/NMOS selector, 0: CMOS, 1: NMOS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1PSR	-	-	-	-	-	-	PS11	PS10

Port P1 strong pull high selection register.

If P1CR.x == 0 (input mode)

P1PSR.0: P1.0 ~ P1.3 strong pull high control, 0: disable, 1: enable (small resistance, 50K)

P1PSR.1: P1.4 ~ P1.7 strong pull high control, 0: disable, 1: enable (small resistance, 50K)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1SCR	-	-	-	-	-	-	SC11	SC10

Port P1 sink control register.

If P1CR.x == 1 (output mode)

P1SCR.0: P1.0 ~ P1.3 output sink ability control, 0: weak, 1: strong (large sink current)

P1SCR.1: P1.4 ~ P1.7 output sink ability control, 0: weak, 1: strong (large sink current)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1IEN	IE17	IE16	IE15	IE14	IE13	IE12	IE11	IE10

Port P1 interrupts enable register.

If P1CR.x == 0 (input mode)

P1IEN.0 ~ P1IEN.7: P1.0 ~ P1.7 falling edge interrupts control, 0: disable, 1: enable

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1EVT	ST17	ST16	ST15	ST14	ST13	ST12	ST11	ST10

Port P1 interrupts events status register.

This function is same as port P0. When a falling edge signal is occurs in any interrupt enabled (the bit 0 or bit 1 of P1IEN is set to 1) pins of port P1, the corresponding bit of P1EVT will be set to 1. The interrupt will be generated from the INTB (1→0) pin in this condition, and the mater (for example, a microcontroller) can read the interrupt status from P1EVT. The master can send EVTCLR (13H) command to MA009 to clear the P1EVT after the interrupt event is processed.

## Output Port 2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	P27	P26	P25	P24	P23	P22	P21	P20

Port P2 output status register.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2OR	-	-	-	-	-	-	OR21	OR20

Port P2 output mode control register

P2OR.0: P2.0 ~ P2.3 CMOS/NMOS selector, 0: CMOS, 1: NMOS

P2OR.1: P2.4 ~ P2.7 CMOS/NMOS selector, 0: CMOS, 1: NMOS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2SCR	-	-	-	-	-	-	SC21	SC20

Port P2 sink control register.

P2SCR.0: P2.0 ~ P2.3 output sink ability control, 0: weak, 1: strong (large sink current)

P2SCR.1: P2.4 ~ P2.7 output sink ability control, 0: weak, 1: strong (large sink current)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2PR	-	-	-	-	-	-	PR21	PR20

Port P2 pull high control register.

P2PR.0: P2.0 ~ P2.3 pull high control, 0: enable (large resistance, 350K), 1: disable

P2PR.1: P2.4 ~ P2.7 pull high control, 0: enable (large resistance), 1: disable

## Command Definition

Instruction	OPCODE	Operand1	Data	Comments
C_RES	FEFFH			Software chip reset, all register value will be reset to 0 (default value).
C_EVTCLR	13H			Clear all event, P0EVT and P1EVT will be cleared.
W_ADDR	FDH	8-bit data		Write chip address, must match the pin status of A2 ~A0 to enable MA009.
Input port P0				
W_P0PR	04H	8-bit data		Write P0PR (pull high control register)
W_P0PSR	0AH	8-bit data		Write P0PSR (strong pull high selection register)
W_P0IEN	10H	8-bit data		Write P0IEN (interrupts enable register)
R_P0	3DH		8-bit data (R)	Read P0
R_P0PR	34H		8-bit data (R)	Read P0PR
R_P0PSR	3AH		8-bit data (R)	Read P0PSR
R_P0EVT	43H		8-bit data (R)	Read P0EVT (interrupts events status register)
I/O port P1				
W_P1	0EH	8-bit data		Write P1
W_P1CR	02H	8-bit data		Write P1CR (I/O control register)
W_P1POR	05H	8-bit data		Write P1POR (pull high/output mode control register)
W_P1PSR	0BH	8-bit data		Write P1PSR
W_P1SCR	08H	8-bit data		Write P1SCR (sink control register)
W_P1IEN	11H	8-bit data		Write P1IEN
R_P1	3EH		8-bit data (R)	Read P1
R_P1CR	32H		8-bit data (R)	Read P1CR
R_P1POR	35H		8-bit data (R)	Read P1POR
R_P1PSR	3BH		8-bit data (R)	Read P1PSR
R_P1SCR	38H		8-bit data (R)	Read P1SCR
R_P1EVT	44H		8-bit data (R)	Read P1EVT
Output port P2				
W_P2	0FH	8-bit data		Write P2
W_P2OR	06H	8-bit data		Write P2OR (output mode control register)
W_P2SCR	09H	8-bit data		Write P2SCR
W_P2PR	0CH	8-bit data		Write P2PR
R_P2OR	36H		8-bit data (R)	Read P2OR
R_P2SCR	39H		8-bit data (R)	Read P2SCR
R_P2PR	3CH		8-bit data (R)	Read P2PR


The command should be sent from MSB to LSB, and the signal must be stable in clock rising edge.



**Command waveform example:**


If we want to set the P0.0~P0.3 as interrupt source, then we can write 0FH into P0IEN register.

All the signals are sent MA009 by master(s) in this case.




If we want to read the interrupt status, then we can send 43H to MA009.


The last 8-bit data is sent by MA009 in this case.



## Application Circuit



## Pad Assignment



## Absolute Maximum Rating

PARAMETER	RATING	UNIT
Supply Voltage to Ground Potential	-0.3 to +6.0	V
Applied Input / Output Voltage	-0.3 to +6.0	V
Power Dissipation	500	mW
Ambient Operating Temperature	0 to +70	°C
Storage Temperature	-55 to +150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

## DC Characteristics

(V<sub>CC</sub>-GND = 5.0V, T<sub>a</sub> = 25° C; unless otherwise specified)

PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Op. Voltage	V <sub>CC</sub>	-	2.0	5.0	6.0	V
Op. Current	I <sub>OP</sub>	No load (Ext.-V)	-	4.0	16.0	μA
Standby Current	I <sub>STB</sub>	No load (Ext.-V)	-	0.5	2.0	μA
Input High Voltage	V <sub>IH</sub>	-	0.7 V <sub>DD</sub>	-	V <sub>DD</sub>	V
Input Low Voltage	V <sub>IL</sub>	-	0	-	0.3V <sub>DD</sub>	V
P1.0 to P2.7, INTB normal sink current	I <sub>OL0</sub>	V <sub>OL</sub> = 0.4V	-	3.0	4.5	mA
INTB drive current	I <sub>OH0</sub>	V <sub>OH</sub> = 4.5V	-	1.5	2.5	mA
P1.0 to P2.7 large sink current	I <sub>OL1</sub>	V <sub>OL</sub> = 0.4V	-	18	27	mA
		V <sub>OL</sub> = 0.4V, V <sub>CC</sub> = 6.0V	-	20	32	mA
P1.0 to P2.7 drive current	I <sub>OH1</sub>	V <sub>OH</sub> = 4.5V	-	2.7	3.5	mA
		V <sub>OH</sub> = 5.4V, V <sub>CC</sub> = 6.0V	-	3.0	5.5	mA
All output (P1.0 to P2.7) large sink current	I <sub>OL2</sub>	V <sub>OL</sub> = 0.4V	-	16	24	mA
All output (P1.0 to P2.7) drive current	I <sub>OH2</sub>	V <sub>OH</sub> = 4.5V	-	8	12	mA
Total output large sink current	I <sub>OL3</sub>	V <sub>OL</sub> = 0.4V	-	256	384	mA
Total output drive current	I <sub>OH3</sub>	V <sub>OH</sub> = 4.5V	-	128	192	mA
Internal Pull-high Resistor (L)	R <sub>PH0</sub>	Weak pull high	-	350K	-	Ω
Internal Pull-high Resistor (S)	R <sub>PH1</sub>	Strong pull high, P0, P1 only	-	50K	-	Ω


## AC Characteristics

(VCC-GND = 5.0V, Ta = 25° C; unless otherwise specified)


PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Maximum clock pulse frequency (SCLK)	FMAX	50 % duty cycle	-	2.5	5	MHz
Pulse Width	TW	SCLK	100	-2	-	nS
Command Setting Time	Tcs	C/DB to SCLK	60	-2	-	nS
Data Setting Time	TDS1	C/DB to SCLK (Write Mode)	30	-2	-	nS
	TDS2	C/DB to SCLK (Read Mode)	30	-2	-	nS
Setup Time	TSU1	Sin to SCLK (Command)	20	-2	-	nS
	TSU2	Sin to SCLK (Data)	20	-2	-	nS
Hold time	TH	SCLK to Sin	10	-2	-	nS
Input/Output Switch Time	Tsw	Vdd = 2.4V	-	-	15	nS
Output Valid Time	TV	Vdd = 2.4V	-	-	10	nS
Output Hold Time	THO	Vdd = 2.4V	20	-	-	nS
Software Reset Recovery Time	TSREC	Vdd = 2.4V	90	-	-	nS

## System Timing


### Command Write Setup Time Waveforms



### Command Read Setup Time Waveforms




### Command Reset Recovery Time Waveforms




## Package Information


### MA009AE 48 Pin PDIP (600mil) Configuration




### 48 Pin PDIP Package Dimension



## MA009AP 44 Pin PLCC Configuration




## 44 Pin PLCC Package Dimension







## MA009AD 48 Pin LQFP Configuration




## 48 Pin LQFP Package Dimension



## MA009AF 44 Pin PQFP Configuration



## 44 Pin PQFP Package Dimension



## Vision History

VERSION	DATE	PAGE	DESCRIPTION
A1	Sep. 2006		Initial issue.